Despite the possibility of tremendous gains in energy efficiency and numerous reports of resistance switching behavior in a range of materials systems, to date no memristor-based crossbar architecture has emerged as a clear competitor to CMOS or reached the energy efficiency of the brain. [9] [10] [11] [12] [13] Recently, prototype neural networks based on crossbar arrays of filamentary type metal oxide memristors [14, 15] as well as phase change memories (PCM) [12] were reported, demonstrating that these networks can be trained to perform simple image recognition and file classification. However, both device types currently suffer from several performance limitations that reduce their accuracy, scalability, and energy efficiency: excessive "write" noise, [16] [17] [18] "write" nonlinearities, [12, [19] [20] [21] [22] and high switching voltages and currents. [11, 23, 24] To overcome these limitations, we present a Li-ion synaptic transistor for analog computation (LISTA). LISTA is an all solidstate, nonvolatile redox transistor (NVRT) with a resistance switching mechanism based upon the intercalation of Li-ion dopants into a channel of Li 1−x CoO 2 . An NVRT differs from previously described electrochemical transistors (ETs) [25] in that dopants cannot diffuse out of the channel (after relaxation of applied bias) without an external source of charge to facilitate oxidation and liberate them as ions in a surrounding electrolyte. This is identical to the charge storage mechanism in batteries, which require external current sources to drive charge/ discharge redox reactions. NVETs similar to LISTA were first demonstrated using hydrogen doping of WO 3 , although those devices required relatively high voltage and degraded within ≈25 cycles due to hydrogen bubble formation in the anode. [26] Although NVRTs are three-terminal, they are distinct from memistor devices that use a third terminal for electrochemical plating to modulate the channel conductivity. [27, 28] An NVRT device is advantageous for neuromorphic applications because it utilizes the low energy process of ion insertion/extraction for resistance switching while maintaining nonvolatility. With a low energy barrier for ion transfer between the solid electrolyte and the conductance channel, small voltages can be used to induce resistance switching. In contrast, two terminal devices cannot reduce "write" voltages below 0.3 V (≈10 kT) and still retain memory. For example, metal oxide memristors require high fields (E > 10 6 V cm −1 ) and PCM requires high currents (I > 10 6 A cm −2 ) to overcome barriers of ≈1 eV for filament formation and 2-4 eV for nucleation of the crystalline phase, respectively. [29, 30] A major advantage of the LISTA device is that resistance switching can occur without inducing large structural transformations that are common for memristive devices, such as filament formation or amorphous-to-crystalline phase Concerns regarding the demise of Dennard's power density scaling in complementary metal-oxide-semiconductors (CMOS) has generated growing interest in alternative computing devices and architectures, such as neuromorphic computing. [1, 2] While the use of CMOS to mimic neuromorphic core architectures [3] has made promising leaps forward in the areas of pattern recognition and machine learning, it requires a large volume of memory at a tremendous hardware cost. [4] On the other hand, neuromorphic architectures based on resistive memory devices in a crossbar array are predicted to achieve orders of magnitude greater memory density and energy efficiency by further reducing data movement during computation and by taking advantage of multi-level analog states. [5] Resistive memory crossbars are estimated to reduce the energy required to perform computations in neuromorphic algorithms by as much as six orders of magnitude when compared to a conventional central processing unit (CPU). [6, 7] For data intensive applications, energy consumption in a conventional CMOS architecture is dominated by data transfer between the processor, the static random access memory (SRAM) and the dynamic random access memory (DRAM). Embedded crossbar memory eliminates the need for this data movement as processing and memory storage are co-located, mimicking the high density interconnectivity found in the brain. In addition to acting as embedded memory, the crossbar can be used to perform neural computations. Specifically, there are two key neuromorphic computational kernels that are more efficient on a crossbar: vector-matrix multiplication and parallel rank 1 weight updates. These operations are carried out on a crossbar through updates to the array of resistive memory elements. A key advantage is that updates in a crossbar are executed in parallel, [5] whereas a conventional CMOS architecture must perform these operations sequentially for each weight resulting in a higher energy cost and delay. Ultimately, it is desirable to develop a crossbar architecture that not only outperforms CMOS, but reaches or surpasses the energy efficiency of the brain. [8] 
Concerns regarding the demise of Dennard's power density scaling in complementary metal-oxide-semiconductors (CMOS) has generated growing interest in alternative computing devices and architectures, such as neuromorphic computing. [1, 2] While the use of CMOS to mimic neuromorphic core architectures [3] has made promising leaps forward in the areas of pattern recognition and machine learning, it requires a large volume of memory at a tremendous hardware cost. [4] On the other hand, neuromorphic architectures based on resistive memory devices in a crossbar array are predicted to achieve orders of magnitude greater memory density and energy efficiency by further reducing data movement during computation and by taking advantage of multi-level analog states. [5] Resistive memory crossbars are estimated to reduce the energy required to perform computations in neuromorphic algorithms by as much as six orders of magnitude when compared to a conventional central processing unit (CPU). [6, 7] For data intensive applications, energy consumption in a conventional CMOS architecture is dominated by data transfer between the processor, the static random access memory (SRAM) and the dynamic random access memory (DRAM). Embedded crossbar memory eliminates the need for this data movement as processing and memory storage are co-located, mimicking the high density interconnectivity found in the brain. In addition to acting as embedded memory, the crossbar can be used to perform neural computations. Specifically, there are two key neuromorphic computational kernels that are more efficient on a crossbar: vector-matrix multiplication and parallel rank 1 weight updates. These operations are carried out on a crossbar through updates to the array of resistive memory elements. A key advantage is that updates in a crossbar are executed in parallel, [5] whereas a conventional CMOS architecture must perform these operations sequentially for each weight resulting in a higher energy cost and delay. Ultimately, it is desirable to develop a crossbar architecture that not only outperforms CMOS, but reaches or surpasses the energy efficiency of the brain. [8] transformation. For LISTA, the intercalation of Li dopants only weakly strains the Li 1−x CoO 2 crystalline lattice, and Li diffusion in Li 1−x CoO 2 has an activation energy of only ≈0.25 eV. [31, 32] Furthermore, Li intercalation has been demonstrated with overpotentials as low as 5 mV, and at high current densities with overpotentials as low as 100 mV. [33] Here, we demonstrate that the structurally stable, diffusion-driven switching mechanism of Li intercalation allows LISTA to operate with a low "write" noise, a near linear response to "write" operations, and orders of magnitude lower switching voltages and currents. Furthermore, simulations of the device physics demonstrate that scaled LISTA devices will have orders of magnitude lower energy consumption than any resistive memory device to date, and could potentially operate as part of a neural architecture with an energy efficiency matching the brain.
LISTA is the first NVRT to operate using Li-intercalation with a solid electrolyte. Previously, a two-electrode device based on Li intercalation was demonstrated, but displayed only ≈4 conductance states with a nonlinear response. [34] Furthermore, the device required a 14 V operating window to overcome a large energy barrier for Li intercalation, limiting applicability to neuromorphic applications that require operation <1 V for energy efficiency gains over CMOS. Additionally, NVRTs and ETs with liquid electrolytes have been demonstrated using Liions and oxygen vacancies as dopants, [35] [36] [37] but an all solid state NVRT has far greater potential for scaling to dense arrays since liquid gates are difficult to scale below 100 nm dimensions or to integrate with existing solid state device architectures. Figure 1a is a false color scanning electron microscopy (SEM) micrograph of a LISTA device in cross section that shows the device structure. Here, Pt source and drain electrodes (yellow) contact a 120 nm thick Li 1−x CoO 2 channel (red) with a spacing of 2 µm. A 400 nm thick lithium phosphorous oxynitride electrolyte (LiPON) layer (green) separates the channel from a 50 nm Si gate electrode (purple). The LiPON solid electrolyte was chosen for scalability (≈20 nm), [38] a large chemical stability window, and a high electrical resistivity (>10 15 Ω cm). [39] Figure 1b is a diagram illustrating the resistance switching mechanism in a LISTA device. Here, voltage applied to the gate, V G, determines the source-drain conductance, G SD, by controlling the Li content in the channel. Applying voltage V G negative of the open circuit potential (OCP V G at I GD = 0) electrochemically drives Li-ions from the channel into the gate electrode through the solid electrolyte. Similar to oxygen vacancies, Li-ions act as dopants in a variety of transition metal oxides, contributing mobile electrons (Li x WO 3 , etc.) or holes (Li x NiO 2 , etc.) as their concentration within the lattice is varied. [40, 41] The layered, pseudo-hexagonal (R 3m) Li 1−x CoO 2 was chosen because of its well-known reliability and endurance in electrochemical cycling in solid state Li-ion batteries. [42] For Li 1−x CoO 2 , the removal of Li oxidizes Co from valence 3+ to 4+ and generates positively charged polarons. [31, 43] As the fraction x in Li 1−x CoO 2 is varied from 0 to 0.5 the material undergoes an insulator-to-metal transition with nearly six orders of magnitude increase in electronic conductivity. [31, 40] This process is highly reversible, and the application of a positive voltage V G with respect to OCP acts to re-intercalate Li ions (reducing Co from 4+ to 3+) and return the channel to its initial conductivity.
To demonstrate modulation of the Li 1−x CoO 2 conductivity and to quantify the full range of conductance window available for computation, we recorded G SD as a function of the OCP over a full charge-discharge cycle (Figure 1c, black) . Specifically, small current pulses (|I G | = 350 nA) were sourced to the gate electrode and the corresponding OCP and G SD were recorded. For the charging branch in Figure 1c (negative I G ), G SD increases from 4.5 to 270 µS and shifts the OCP from 0 to −4.2 V. After charging, a subsequent positive I G discharges the device to near 0 V and returns it to the low-conductance state. The voltage range depends on the choice of gate and channel materials and their relative Li-ion concentrations. [32] The voltage hysteresis between charge and discharge is primarily due to the use of Si for the gate electrode. [32, 44] A Si anode was used for direct performance comparisons with existing battery structures, however other readily available anode materials, such as Li 4 Ti 5 O 12 , should prove more useful for neuromorphic applications by lowering the OCP voltage and reducing hysteresis. For example, symmetric cells composed of Li 1−x CoO 2 anodes are expected to operate without hysteresis about −500 < OCP < 500 mV over roughly the same range of conductance. [45] To demonstrate the multi-level states required for analog computation, a LISTA device is operated by sending current or voltage pulse trains to the gate electrode. The pulse train consists of a "write" operation (finite gate current or gate voltage pulse) and a corresponding "read operation" (zero gate current or gate voltage) where the conductance state is measured with the source and drain electrodes. A plot of G SD (t) under currentcontrolled operation (alternating pulses of −350 nA for 2 s and 0 nA for 2 s) is shown in Figure 1d . Here, the pulse train results in a stepped increase in G SD (t) from 257 to 266 µS. During each "write" operation, an increase in the recorded G SD (t) is observed due to Li leaving the channel, while during each "read" operation G SD (t) remains constant at a value corresponding to the new conductance state. This process is reversible, and a subsequent train of positive current pulses (I G = +350 nA for 2 s and 0 nA for 2 s) returns the device to the initial conductance level.
In voltage-controlled mode (Figure 1e ), a train of voltage pulses (|V G | = 75 mV for 2 s and 0 mV for 2 s) relative to OCP results in a similar stepped increase in G SD (t) from 276 to 290 µS and subsequent recovery. Of the 4 LISTA devices tested all exhibited nearly identical behavior and performance in conductance switching.
In addition to excellent performance in resistance switching, LISTA devices were found to maintain conductance levels for several weeks after "write" operations and may hold their state of charge up to several months. Since electrons are needed to drive the electrochemical reaction at the LiPON/Li 1−x CoO 2 interface, the high electrical resistivity of LiPON ensures that the resistance switching is nonvolatile (see retention simulation in Section S2 in the Supporting Information). In some cases, Li out-diffusion can contribute to self-discharge, but this is circumvented through the use of diffusion barriers. [46] Indeed, solid-state batteries with LiPON electrolyte have demonstrated self-discharge rates <3% per year. [47] Neural applications generally do not require the 10-year retention needed by NAND flash, and often target training periods of less than one week after which the weights can be read and stored digitally if needed.
While nonvolatility is essential for low energy operation, a high "write"-endurance is also required for neuromorphic applications. [16] LISTA endurance was investigated over a voltage window of −3.0 to −4.1 V (inset, Figure 1c ). demonstrated endurance of 10 5 charge/discharge cycles at 10% of full capacity, [48] which would correspond to 10 6 "write" operations in a LISTA device. Additionally, improving the cathode crystallinity and reducing the thickness should further increase endurance.
Following Burr et al. [12] who analyzed the "write" noise and nonlinearity in PCM memristors, we condense the cycling results (Figure 2a) into ΔG versus G 0 plots (Figure 2b-e) , where ΔG is the change in conductance due to a "write" operation, and G 0 is the initial conductance state. For Figure 2b ,e, G 0 spans the range of 150-250 µS for −4.1 < OCP < −3.0 V. Here, we have plotted 40 counts (black) at every starting conductance point G 0 in order to measure the probability distribution about the mean change in conductance ΔG M . The uniformity of ΔG M versus G 0 determines the linearity of a resistive memory device, a critical parameter to performance in neuromorphic algorithms. [22] An ideal resistive memory device should have a narrow distribution that is centered about single value of ΔG M over the entire range in G 0 .
The LISTA probability distribution plots exhibit the highest signal-to-noise ratio and linearity demonstrated by any device to date. For current control, the ΔG versus G 0 plots (Figure 2b,c) have an average standard deviation about ΔG M of σ S = 55 ± 11 and 65 ± 25 nS for potentiation (pulses leading to an increase in G) and depression (pulses leading to an decrease in G), respectively, with an average signal-to-noise ratio of ΔG 2 /σ S 2 = 80. The devices have exceptional performance over the range 180 < G 0 < 230 µS (indicated with dashed lines in Figure 2b,c) where ΔG M versus G 0 is nearly uniform with a shallow, linear slope ≈2.5 × 10 . Voltage pulsing mode yielded nearly identical standard deviations, with somewhat decreased uniformity consisting of a slope ≈3.5 × 10 −3 . By comparison, state-of-the-art PCM [12] and TaO x devices exhibited orders of magnitude larger nonlinearity and smaller signal-to-noise ratios (<1). Similar plots for a TaO x based resistive memory are shown in Figure S3 .6 in the Supporting Information.
In order to demonstrate the power of LISTA's linearity and low noise, we simulated the performance of a neural network based on backpropagation using the experimentally measured conductance levels, linearity and noise. Simulating performance in spike-timing dependent plasticity was also considered, but backpropagation was chosen because quantitative performance metrics that have been characterized very thoroughly, such as classification accuracy. In our simulations using CrossSim, a simple three-layer network (one hidden layer) is used for backpropagation as depicted diagrammatically in Figure 3a . Here, the numerical weights in the network layer are mapped directly onto the LISTA device conductance states to simulate performance as a resistive-memory element. The measured nonlinearity and "write" noise from Figure 2b -e are fed directly into the simulation by updates to the various numerical weights: first, the initial state of a device G 0 is determined, second the state is updated by the average change ΔG M from Figure 2b -e with a sampled noise value from the corresponding probability distribution.
Using the measured device properties, two matrix operations are performed on a simulated crossbar: a vector matrix multiply, and parallel rank 1 outer product update. In this scheme, Figure 3b . In order to carry out the weight updates for matrix operations, the conductance states are programmed by the product of the voltage signal along the rows (blue horizontal lines) and the columns (black vertical lines). In addition to "write" operations, reading from the crossbar is carried out by applying voltages along the rows (black vertical lines) and measuring currents from the columns (black horizontal lines). Here, the crossbar is considered as part of a "neural core" that is used to accelerate the matrix operations while external electronics are used to process the inputs and outputs as part of a "digital core", as described previously. [5, 12] To prevent the LISTA device from discharging after programming, a two terminal access device is needed. [49] A LISTA access device will require orders of magnitude smaller current capacity than existing metal oxide or PCM access devices. This is a significant advantage, as engineering access devices with high current capacity remains a barrier to commercialization. [50] In our network simulations, parasitic losses within the array or access device integration was not considered. However, details on the potential effects of parasitic losses, access devices, CMOS integration, and the implementation of LISTA in a crossbar for both voltage and current controlled operation can be found in Section S3 in the Supporting Information.
LISTA was found to perform with the highest classification accuracy in backpropagation simulations that has been demonstrated by any resistive memory device to date and was found to match ideal accuracy in some cases. Our network simulations were used to analyze three different data sets: a small image version (8 × 8 pixels) of handwritten digits from the "Optical Recognition of Handwritten Digits" dataset [51] ; MNIST, a large image version (28 × 28 pixels) of handwritten digits [52] ; a Sandia file classification dataset [53] (256 byte-pair statistical attributes to classify nine file types). The results of the training for voltagecontrolled device operation (green) are plotted alongside simulations of CMOS with ideal, 32-bit floating point numerical accuracy (blue) in Figure 3c -e. Although neuromorphic algorithms are highly inefficient using CMOS, weight updates proceed with nearly ideal accuracy. After training, the resulting CMOS classification accuracy approaches the neuromorphic algorithm limit and provides an important benchmark to compare with resistive memory. For small digits and file types LISTA classification accuracy is nearly indistinguishable from the ideal numerical training and approaches 90% within the second training epoch. Simulations with large digits had similarly impressive performance but with 0.4% deviation from the ideal numerical training. The network performed almost identically for current-controlled operation, although with ≈0.2% greater accuracy for larger digits (see Figure S3 .5 in the Supporting Information) due to a higher linearity. The consideration of access devices and array parasitics could reduce the classification accuracy, but the effect should be minimal with an appropriately engineered array (see Section S3 in the Supporting Information).
In contrast to LISTA performance, other types of resistive memories have yet to approach the ideal numerical limit of classification accuracy. In Figure 3c -e (red) the performance of twoterminal TaO x memristor devices [54] approach only 20%-50% accuracy in identical simulations. Here, there are only enough states to adequately support learning with binary levels, [55] and training with multi-levels is severely limited. For other devices (not shown), training with multi-levels was not possible as severe nonlinearity resulted in the numerical weights decaying toward a constant value. Higher performance has been demonstrated using state of the art PCM devices, [12] where accuracy reached 82.2%, although still more than 10% lower than LISTA performs in a similar neural network on comparable data sets.
In addition to high-performance, it is critical that a resistive memory device and corresponding architecture operate with a competitive energy efficiency when compared to CMOS. While there exist large energy efficiency gains inherent to a crossbar memory architecture, the device itself must also be energy efficient to provide an overall advantage. Currently, the reported energy cost per "write" operation for resistive memories varies by many orders of magnitude with the lowest predicted values approaching 0.1 fJ, [56] the lowest measured values of 115 fJ from a TaO x device [57] and more typical values ranging from 1 to 25 pJ. [16] In order to be competitive with CMOS in backpropagation, the energy per "write"-operation must be lower than ≈100 pJ, the typical efficiency of a floating point operation in a state-of-the-art computing system. However, an even lower energy cost is desirable and should approach 1 fJ in order to match the energy efficiency of the human brain. [8] In addition to energy efficiency, scalability of neuromorphic elements to the few tens of nanometers is also necessary to compete with CMOS, as well as scaling to high pulse rates.
In order to understand the factors determining scalability, energy efficiency, and performance, we performed numerical simulations of the devices, including the Li-ion transport in the electrolyte and the two electrodes, and the electrochemical charge-transfer reactions at the LiPON/Li 1−x CoO 2 and LiPON/Si interfaces. The model follows the theoretical approach developed for solid-state batteries presented by Danilov et al., [33] implemented using a commercial differential equation solver. To benchmark the model, we used a Si/LiPON/Li 1−x CoO 2 2-electrode system (essentially a battery) and measured its potential under current cycling. Figure 4a shows an example of the excellent agreement between the model and the data after adjusting the materials parameters. Our simulations indicate that the device behavior is governed primarily by the diffusion of Li in Li 1−x CoO 2 , and by the reaction rate at the LiPO N/Li 1−x CoO 2 interface. A full description of the model can be found in the Section S2 in the Supporting Information.
Following this benchmarking, we simulated the response of this 2-electrode system under the current pulsing conditions used for the LISTA device. Since the LISTA device measures the Li 1−x CoO 2 conductivity, which in turn depends on the Li concentration in Li 1−x CoO 2 , we extracted the Li concentration as a function of time. Figure 4b shows a simulated pulsing sequence for a device with the physical dimensions of the experimental LISTA device, where the Li concentration in Li 1−x CoO 2 increases for each current pulse, and recovers partially during the "read" phase, in agreement with experiment. By running the simulations for a scaled device (see Figure 4b for LiPON and Li 1−x CoO 2 thicknesses of 50 nm) we surmise that the conductance modulation is maintained even at such small dimensions.
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To assess the energy dissipation and suitability for high frequency operation, we calculated the minimum Li concentration difference between "read" states at different pulse amplitude and pulse duration conditions. The results, shown in Figure 4c , reveal that the minimum conductance difference depends linearly on both the pulse amplitude and the pulse duration, at least down to pulse durations of 1 ms. For shorter pulse durations, the diffusion of Li in the Li 1−x CoO 2 becomes a limiting factor. However, we expect that improving the crystallinity of Li 1−x CoO 2 material will increase the diffusivity by a factor of 10 3 and extend the operability to the µs regime. [58] This linear scaling in Figure 4c indicates that the system is linear with the amount of charge transferred (i.e., pulse amplitude times pulse duration), which allows us to estimate the energy dissipation for scaled devices. The minimum charge that can be transferred is determined by the minimum conductance difference between states that the system can tolerate based on the noise. This requirement has not been fully established for neuromorphic algorithms, so we use the thermal noise as the criterion. We calculate the energy per "write" operation from E write = QV c with Q as the amount of charge transferred from the gate to the channel and V c as the average OCP of the cell during operation (3.5 V). However, we note that the average V c value could be lowered to <0.25 V in future LISTA devices by choosing an alternative gate (anode) material. To differentiate between two states, the difference in currents during "read" operation must be larger than the current fluctuations due to thermal noise Δ > 
For simplicity, we have defined a dimension L c = W = h = L as a representative physical dimension of the device. Figure 4d shows the energy projection using the experimental data [31] for Li 1−x CoO 2 of σ = 1 × 10 − 4 S m − 1 and β = 5.7 × 10 23 S m 2 , and assuming a "read" voltage of 0.1 V.
The energy projection shows that scaled devices can dissipate <10 aJ per "write" operation at modest scales and "read" durations (L = 200 nm and τ = 1 s), and even approach the ultimate limit of 0.56 aJ for transfer of a single Li-ion. Here, the low energy cost is a direct consequence of the switching mechanism of Li-intercalation which can occur at extremely low voltages (<5 mV) and low current densities (see Figure 4c) . Efficient operation is achieved in part because LISTA does not suffer from parasitic leakage currents typical for PCM or metal oxide memristors. For every Li-ion injected into the Li 1−x CoO 2 channel, only one electron compensates to facilitate the reaction at the LiPON/Li 1−x CoO 2 interface, and every ion contributes to a change of state. [59] To our knowledge, an energy cost of 1-10 aJ per "write" operation is the lowest predicted energy cost of any neuromorphic device that has been demonstrated [56] and exceeds the theoretical energy efficiency of the brain. [8] The energy cost of "read" operations and access devices will need to be considered for the overall energy efficiency of a memory element. For existing memristor devices, the "write" energy is typically several orders of magnitude larger than the "read" energy and energy efficiency is "write" limited. For LISTA, energy efficiency will instead be "read" limited with a value comparable to "read" energies of existing devices, or ≈1 fJ per "read-write" operation. Addition of an access device will also have to be considered in the overall energy consumption of the array. Access devices are currently an active area of research for neuromorphic memory elements, and therefore we do not speculate about a combined energy efficiency given the numerous tradeoffs for the various proposed devices. [49] However, we note that unlike existing memristors, LISTA access devices will not be constrained by the need for high current capacity, potentially allowing for new, lower energy devices to be developed. Therefore, we find the favorable physical and energy scaling of LISTA-type devices very promising for future neuromorphic applications.
In addition to low energy operation at the device level, it is critical for neuromorphic devices to operate with low switching voltages in order to minimize loss mechanisms that occur at the array level. We do not simulate the full impact of array parasitics, as this work is focused on the limitations imposed by the device itself. However, we note that for neuromorphic architectures composed of large arrays of devices, the energy consumption can be dominated by charging the capacitance of the incoming electrode line, where the energy scales according to E∝V G 2 .
[5] For a LISTA crossbar architecture to match the energy efficiency of the brain, low voltage operation may be paramount in order to reduce overall energy cost. Fortunately, devices were found to switch reliably with voltages as low as |V G | = 10 mV (see Section S5 in the Supporting Information), and preliminary data suggest devices could be designed to switch reliably at voltages |V G | ≤ 5 mV. Given the low voltages required, and relaxed requirements for possible access devices, we believe future LISTA arrays have potential to operate with an energy efficiency matching the brain.
In conclusion, we have introduced the NVRT device concept for neuromorphic computing, and demonstrated a new NVRT device that satisfies the requirements for an energy efficient and reliable neuromorphic architecture, with lownoise, high "write" linearity, low-energy operation and scalability to dense arrays. The performance improvements over existing devices lie primarily in the diffusion driven, structurally-stable resistance switching mechanism of Li-ion intercalation. Similar switching phenomena using alkali metal ions or protons can be implemented in other material systems that exhibit oxidation state dependent electronic conductivity such as numerous transition metal oxides and semiconducting polymers. Our results suggest an alternative direction for developing neuromorphic architectures using NVRT memory elements that operate based upon the nonvolatile insertion/extraction of highly mobile ions that act as electronic dopants.
Experimental Section
Device Fabrication: Device source and drain electrodes were defined by conventional optical lithography and deposited by e-beam evaporation onto 4″ Si wafers. LiCoO 2 and LiPON films were deposited by radio frequency magnetron sputtering from 3″ targets of LiCo (under O 2 flow) and LiPO (under N 2 flow), respectively. Afterward, the gates were fabricated by e-beam evaporation of Si and Cu layers through a shadow mask. Device cross sections were fabricated by focused ion beam emission (FEI Helios 660 Nanolab).
Device Testing: Current and voltage pulsing were carried out using a Gamry Reference 600 potentiostat, while the source-drain current was measured using a Keithley 428 current preamplifier.
Neural Network Simulations: Details of the neural network simulations can be found in the Supporting Information.
Device Simulations: Details of the model and its implementation can be found in the Supporting Information.
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